



## **OpenCV on Zynq:**

Accelerating 4k60 Dense Optical Flow and Stereo Vision

Kamran Khan, Product Manager, Software Acceleration and Libraries July 2017

## Agenda

> Why Zynq SoCs for Traditional Computer Vision

> Automated Flow for OpenCV HW Acceleration


> Case Study



## **OpenCV** Needs Acceleration in Embedded

## > Typical ARM Cortex-A53

Typical Requirement	> 30 FPS
Harris Corner	2.4 FPS
Stereo Depth Map	2.1 FPS
Dense Optical Flow	0.1 FPS




Source: Embedded Vision Alliance, Embedded Vision Developer Survey, January 2017

#### © Copyright 2017 Xilinx


### **OpenCV dominates development.**



## Zynq Offers the Most Efficient CV Acceleration




## Zyng Offer Superior Performance, Latency




All benchmarks utilize as much resources as possible on GPU (~99%) and programmable logic (~70%)

## Why So Good? Efficient Window-based Streaming








© Copyright 2017 Xilinx

## Debunking "Zynq SoC is Hard to Program"



## **OpenCV Support with Automatic HW Acceleration**



Cross-compile OpenCV application to Zynq (ARM A9/A53)




Profile and identify bottleneck functions



Minimal changes to the code and set functions to hardware. Compile using SDSoC



#### Run on a Zynq board




#### HW functions

Name	Clock Frequency (MHz)
stereoRectify	300
stereoLBM	300

#### **main**(){

cv::imread(A);
xf:stereoRectify<line>(A,B,C,D);
xf:stereoLBM<win,n\_disp>(C,D,out);
cv::imshow(out);








## xfOpenCV: HW Accelerated OpenCV Functions

Level 1		Level 2		Level 3	
Absolute difference	Channel combine	Box	Scale/Resize	Histogram of Oriented Gradients (HOG)	
Accumulate	Channel extract	Gaussian	StereoRectify		
Accumulate squared	Color convert	Median	Warp Affine	SVM (binary)	
Accumulate weighted	Convert bit depth	Sobel	Warp Perspective	OTSU Thresholding	
Arithmetic addition	Table lookup	Custom convolution	Fast corner	Mean Shift Tracking (MST)	
Arithmetic subtraction	Histogram			LK Dense Optical Flow	
Bitwise: AND, OR, XOR, NOT	Gradient Phase	Dilate	Harris corner	Canny edge detection	
Pixel-wise multiplication	Min/Max Location	Erode	Remap	Image pyramid	
Integral image	Mean & Standard Deviation	Bilateral	Equalize Histogram	Color Detection	
Gradient Magnitude	Thresholding			StereoLBM	

## Custom CV Function / Library Creation Flow





Write custom CV function in C, C++ or OpenCL. Optimize for hardware using HLS



Assign functions to hardware. Compile using SDSoC



Run on a Zyng board

#### main() {

cv::imread(A);

xF:stereoRectify<line>(A,B,C,D);

xF:stereoLBM<win,n disp>(C,D,E);

Cross-compile to

CUSTOM CV(E,out);

cv::imshow(out);


#### CUSTOM CV(E, out) { #pragma HLS PIPELINE

for(...) {


#pragma HLS UNROLL for(...) { ...

HW functions Clock Frequency (MHz) Name stereoRectify 300 stereoLBM 300 CUSTOM CV 300






## Example: 4K60 LK Dense Optical Flow



#### © Copyright 2017 Xilinx

## Example: Stereo Depth Map



#### © Copyright 2017 Xilinx

## Step 1: Port Desktop OpenCV Application to Zynq

- Simply import the C/C++ projects with OpenCV APIs into SDSoC
- > All necessary OpenCV compile / linking environments for ARM are provided
- > Ready-to-compile!

workspace_2017.1 - SDx - 20170420_bilateral/src/examples/bilatera	f_bilateral_filter_tb.cpp - Xilinx SDx	
File Edit Source Refactor Navigate Search Project Run 2	ndow Help	
🖆 🕶 📓 🐚   🥸 🕶 🗞 🕶 📾 ! 🎋 🕶 🔕 🕶 🕼 🗢 📼		
ြိုင်ခြင်ခြင်ခြင်ခြင်ခြင်ခြင်ခြင်ခြင်ခြင်ခြ	20170420_bilateral 🔯 xf_bilateral_filter_tb.cpp 🛛	
<ul> <li>20170420_bilateral</li> <li>20170420_bilateral<th><pre>if(argc != 2) if(argc != 2) i</pre></th><th><pre>cv::BORDER_REPLICATE);</pre></th></li></ul>	<pre>if(argc != 2) if(argc != 2) i</pre>	<pre>cv::BORDER_REPLICATE);</pre>
🛩 Reports 🛛 🕒 🖻		
<ul> <li>20170420_bilateral</li> <li>Fetimate</li> </ul>	<pre>66</pre>	



## Step 2: Assign Functions to Hardware Acceleration

Minor mods needed to use OpenCV libraries for hardware acceleration

- Namespace change: "cv::" to "xF::"
- Add template parameters for optimized hardware generation
- > Simply assign critical functions to hardware

```
uint16_t width = in_gray.cols;
uint16_t height = in_gray.rows;
xF::Mat<XF_8UC1, HEIGHT, WIDTH, NPC1> _src(height,width);
xF::Mat<XF_8UC1, HEIGHT, WIDTH, NPC1> _dst(height,width);
_src.copyTo(in_gray.data);
xF::BilateralFilter<FILTER_WIDTH, XF_BORDER_REPLICATE, XF_8UC1, HEIGHT, WIDTH, NPC1>(_src,_dst, sigma_sp
out_img.data = _dst.copyFrom();
imwrite("output_hls.png", out_img);
absdiff(ocv_ref, out_img, diff); // Compute absolute difference image
// Find minimum and maximum differences.
```

X SDx Project Settings			
General			
Project name:	20170420 bilateral		
Project type:	<u>SDSoC</u>		
Platform:	zcu102 es2		
Runtime:	<u>OpenCL</u>		
System configuration:	Linux SMP (Zynq UltraScale+)		
CPU:	A53_0,A53_1,A53_2,A53_3		
OS:	Linux SMP		
Hardware Functions			
Name	Clock Frequency (MHz) Path		
🕖 xFBilateralFilter	300.00 src/src/imgproc/xf_bilateral_filter.hpp		

## Step 3: Estimate Performance and Build


- > Fast estimation in minutes to get system-level performance and HW utilization
- Build the full system with a click of button

#### Details


Performance estimates for 'xFBilateralFilter_3_1_0_1080_1			
Hardware accelerated (Estimated cy		30185245	

**Resource utilization estimates for Hardware functions** 

Resource	Used	Total	% Utilization
DSP	22	2520	0.87
BRAM	3	912	0.33
LUT	7061	274080	2.58
FF	6627	548160	1.21



## Step 4: Run on a Board and Collect Traces




## Summary

- Zynq SoCs offer superior performance and lower latency compared to other SoC offerings
- reVISION stack on SDSoC introduces familiar software environment with pre-optimized OpenCV libraries
- > Available NOW
- Visit the reVISION developer zone <u>https://www.xilinx.com/products/design-tools/embedded-vision-zone.html#computer</u>

#### **Featured Videos**







View More Videos

## Design Examples on Xilinx.com/revision


#### **Computer Vision Design Examples**

Design Example Provided by Xilinx	Latest SDSoC Version Supported	Board & SOM Supported	Provider
LK Dense Optical Flow iterative and pyramidal based implementation doing motion segmentation	2017.1	ZCU102, ZC702, ZC706	Xilinx
Stereo Disparity Map Calculates disparity map from two sensor inputs using local block matching	2017.1	ZCU102, ZC702, ZC706	Xilinx
Warp Transform	2017.1	ZCU102, ZC702, ZC706	Xilinx
Harris Corner	2017.1	ZCU102, ZC702, ZC706	Xilinx
Bilateral Filter	2017.1	ZCU102, ZC702, ZC706	Xilinx

## Resources

- > INT8 Whitepaper
- Machine Learning Whitepaper
- reVISION Backgrounder
- Additional Papers & Tutorials
- Xilinx Embedded Vision Videos
- > Forums

For all this and more, visit Xilinx.com/reVISION





## Empowering Product Creators to Harness Embedded Vision

The Embedded Vision Alliance (<u>www.Embedded-Vision.com</u>) is a partnership of 60+ leading embedded vision technology and services suppliers

Mission: Inspire and empower product creators to incorporate visual intelligence into their products

The Alliance provides low-cost, high-quality technical educational resources for product developers

## Register for updates at <u>www.Embedded-Vision.com</u>

The Alliance enables vision technology providers to grow their businesses through leads, ecosystem partnerships, and insights

For membership, email us: <a href="mailto:membership@Embedded-Vision.com">membership@Embedded-Vision.com</a>









# Learn How to Develop Deep Learning Applications for Computer Vision in TensorFlow





## **Topics:**

Introduction to TensorFlow



- TensorBoard Visualization Tools
- Open Source CNN Models
- Neural Networks in TensorFlow
- Object Recognition in TensorFlow
- Using TensorFlow in Embedded Systems

July 13, 2017 • Hyatt Regency Santa Clara • Santa Clara, California September 7, 2017 • Steigenberger Hotel • Hamburg, Germany

## http://bit.ly/2pDRjk4



