DRP* TECHNOLOGY ENABLES A HYBRID APPROACH FOR EMBEDDED VISION SOLUTIONS

* DYNAMICALLY RECONFIGURABLE PROCESSOR

NOVEMBER 13, 2019 GREG LARA SENIOR PRODUCT MARKETING MANAGER COGNITIVE PRODUCTS DEPARTMENT ENTERPRISE INFRASTRUCTURE BUSINESS DIVISION RENESAS ELECTRONICS CORPORATION






AGENDA

- Renesas introduction
- The Vision Processing Challenge
- Dynamic Reconfigurable Processor (DRP) Technology Overview
- RZ/A2M MPU with DRP Technology
- DRP Application Solutions
- Design Resources for RZ/A2M MPU with DRP Technology



WHO WE ARE THE WORLD'S LEADING EMBEDDED SOLUTION PROVIDER



RENESAS BROAD PRODUCT PORTFOLIO

Microcontrollers and Microprocessors	Analog & Mixed Signal, Power Discrete	SoC, Integrated Platforms
RENESAS 8/16-bit Ultra-Low Energy MCU Sensing and Motor Control RENESAS 32-bit High Power Efficiency MCU Motor Control RENESAS 32-bit Arm® Cortex®-M MCU Advanced Security, Connectivity & Flexible SW RENESAS 32/64-bit Arm®-based High-End MPU Human Machine Interface, AI Inferencing Industrial Network & Real-time Control RENESAS SOTB™ Process-based Energy Harvesting Embedded Controller Battery maintenance-free IoT devices	 Analog Products Battery Management IC Clock & Timing, Digital Logic Interface & Connectivity Memory Optoelectronics Power Devices RF Products Sensor Products Space & Harsh Environment Video & Display IC Wireless Power 	Renesas RZ/G Linux Automotive Renesas Synergy™ IoT and IIoT
RENESAS RHB50 RHB50 Rich functional safety and security features	and more	

THE VISION PROCESSING CHALLENGE



IMAGE PROCESSING MARKET DYNAMICS

VISION EVOLUTION DRIVES NEED FOR MORE COMPUTING POWER AND CONNECTIVITY BANDWIDTH



RENESAS⁶

EMBEDDED VISION PROCESSING DESIGN GOALS

- High performance
 - More pixels
 - Higher frame rates
- Low power consumption
 - Battery powered operation
 - Thermal dissipation
- Small form factor
 - Hand held
 - Sealed enclosures

Low cost

- BOM complexity
- Manufacturing complexity
- Fast time to market
 - Flexible design

EXISTING ARCHITECTURES

Software + Processor

- Multi-core
- Faster clock


Hard IP

- Dedicated hardware
- Optimized circuit

FPGA

- Field programmable hardware
- Pipelined peformance

MULTI PROCESSOR PROBLEM: AMDAHL'S LAW SPEEDUP IS LIMITED BY THE SERIAL PART OF THE PROGRAM





MULTI PROCESSOR PROBLEM: VON NEUMANN ARCHITECTURE DATA TRANSFER DRIVES POWER CONSUMPTION

Func. Func. Func. Func. Conventional Software Implementation DRAM DRAN DRAM DRAM (CPU/DSP/GPU) Sequential functions with many memory accesses \rightarrow Consuming power with each data transfer Func Func Func Func Wired Logic Architecture (ASIP/FPGA) DRAM Saving memory access by combining multiple functions \rightarrow Reducing power by minimizing memory access


Compute 1x Local SRAM 2x Main SRAM I/O 128x Main DRAM

Relative energy consumption per equivalent MAC operation


Reference: presentation by Bert Moons



HARD IP TRADEOFF FUNCTIONALITY INCREASE AT COST OF LARGER DIE SIZE AND POWER CONSUMPTION




HARD IP LIMITATIONS LIMITED FLEXIBILITY TO FIX BUGS FOR PRE-PRODUCTION AND MASS PRODUCTION



FPGA CHALLENGES SILICON OVERHEAD, EFFICIENT MAPPING, SCALING

- Programmability requires tradeoff of increased die size, power, and cost
- Mapping design efficiently to FPGA resources is difficult
- Adding new features may force move to larger, more expensive, and powerhungry FPGA



LIMITATIONS OF EXISTING ARCHITECTURES

Multi processor

- Limited scalability
- Power hungry

Hard IP


- Adding functionality increases cost and power consumption
- Not flexible

• FPGA


- Power hungry
- Area efficiency challenge

HARDWARE / SOFTWARE TRADEOFF

Flexibility vs. Performance




COMBINE PROCESSOR + FPGA?



DYNAMICALLY RECONFIGURABLE PROCESSOR TECHNOLOGY

A Renesas Proprietary Accelerator Technology Software Flexibility with Hardware Performance



DYNAMICALLY RECONFIGURABLE PROCESSOR TECHNOLOGY

Award Winning Technology **Recognized Around the World**




DRP TECHNOLOGY OVERVIEW




PIPELINED PROCESSING SPATIALLY EXPANDED DATA PATH

FPGA




Pipelined processing

Spatially expand various operations into LUT architecture High performance but large die area due to expansion



DYNAMICALLY RECONFIGURABLE PROCESSOR TECHNOLOGY


- Spatially expanded time-multiplexed data path
- Hardware IP (Intellectual Property) that can dynamically change its configuration
 - Reduce die area
 - Reduce power consumption
 - Deliver high performance
- Dynamic Reconfiguration changes the configuration of the arithmetic circuit in 1 ns
- Dynamic Loading switches applications in 1 ms



DRP HARDWARE ARCHITECTURE

PE (Processor elements), SRAMs, ALUs, STC (state transition controller), and DMAC

- Flexible coarse-grained reconfigurable architecture (Binary/8-bit)
- Tile-based scalability (48 PEs x 6 Tiles)
- Embedded Intelligent direct memory access controller (DMAC)






DYNAMIC RECONFIGURATION ARCHITECTURE SPATIAL EXPANSION OF DATA PATH VIA TIME DOMAIN MULTIPLEXING

- Algorithm data path divided into multiple "contexts"
- DRP resources configured by context data
- Context loading directed by state transition controller (STC)

Dynamic Reconfiguration





The state defines the data-path structure, which can transition to a new configuration within one clock cycle


BIG IDEAS FOR EVERY SPACE


RENESAS

DRP PROGRAMMING METHODOLOGY CREATING CUSTOM CONFIGURED HARDWARE ACCELERATOR













DRP IN THE SYSTEM RECONFIGURABLE ARRAY + FAST DMA




DYNAMIC RECONFIGURATION MECHANISM CYCLE-BASED DATA-PATH CONFIGURATION DIRECTED BY STC (STATE TRANSITION CONTROLLER)

Switch between multiple Data-paths with each DRP clock cycle to execute complex algorithms




DYNAMIC LOADING TO SUPPORT MULTIPLE ALGORITHMS SWITCH TO NEW ALGORITHM IN AS LITTLE AS ONE MILLISECOND




Dynamic reconfiguration in one DRP clock cycle

- Up to 64 contexts (HW configurations) stored in DRP
- Context switching managed by State Machine Controller



Dynamic loading of new configuration in <u>as little as 1 ms</u>

- Loads from external memory without interrupting execution
- Change to HW with completely different function set
- Time division execution of huge applications



RENESAS

DRP LIBRARIES

CURRENTLY MORE THAN THIRTY FUNCTIONS AVAILABLE AND MORE ON THE WAY

Real Time Camera Image Processing

Color conversion
 Image filtering
 Geometric transformations
 Image enhancement



Image Recognition

Feature detection
 Morphological Transformation
 Other (Reed-Solomon error correction)






USING DRP LIBRARIES SIMILAR TO USING A DRIVER API

- DRP is on-chip hardware accelerator
- Arm and DRP share system memory
- DRP library incorporated into application code like a driver API
- At run time, DRP:
 - Loads library binaries from Flash (or RAM)
 - Reads data from Input Address
 - Writes data to Output Address
 - Issues interrupt service request (ISR) to Arm processor when task is finished


Program code

```
.
DRP_Load [Library Address|
DRP_Activate
DRP_Start [Input_Addr, Output_Addr, etc.]
```



DRP TECHNOLOGY ENABLES REAL TIME IMAGE PROCESSING

Example Algorithm: Harris Corner Detection boosted 20 X!



RENESAS

DYNAMIC LOADING IN MILLISECONDS

ACCELERATE SEQUENTIAL ALGORITHMS / PARALLEL PROCESSING ACROSS MULTIPLE DRP SLICES





Image: 640x480 VGA, Grayscale 8BPP CPU: RZ/A2M Cortex-A9 @ 528 MHz DRP: 66MHz (max)




DYNAMIC LOADING IN MILLISECONDS

ACCELERATE SEQUENTIAL ALGORITHMS / PARALLEL PROCESSING ACROSS MULTIPLE DRP SLICES



DYNAMIC LOADING IN MILLISECONDS

ACCELERATE SEQUENTIAL ALGORITHMS / PARALLEL PROCESSING ACROSS MULTIPLE DRP SLICES





DRP vs. CPU: PERFORMANCE COMPARISON



RZ/A2M MPU WITH DRP TECHNOLOGY



RZ/A2M FOR EMBEDDED REAL TIME IMAGE PROCESSING

Embedded DRP Accelerator

- 10 x the speed of existing CPUs for image pre-processing
- Free DRP libraries for application development

High Capacity Built-in RAM (4 MB)

- Eliminate external DRAM in image-based systems
- Simplifies system design, lowers power consumption, reduces BOM cost

Enhanced Functionality for Vision Applications

- Built-in MIPI-CSI interface for widely available low-cost camera modules
- Image distortion correction hardware Image Renderer (IMR) engine

Vision Applications





Facial Recognition

Biometrics






Barcode Scanners Communication Robots



Home Appliances



RZ/A2M – POWER OF AN MPU, USABILITY OF AN MCU





RZ/A2M MPU FIRST RZ PRODUCT WITH DRP

Large 4MB SRAM

 High-speed access, simplified system design, low BOM cost

High performance HMI functions

- Cortex-A9 528MHz with NEON
- 2D Graphics accelerator & Sprite Engine
- MIPI-CSI camera interface
- JPEG Hardware codec

Rich Connectivity

- Dual Ethernet
- USB/SDHI/MMC/NAND
- 8-bit DDR memory interface

High Security

- Trusted Secure IP (TSIP)
- Hardware crypto acceleration
- Key management and storage
- Access management

Packages

- 324pin BGA: 19mm/0.8mm pitch
- 272pin BGA : 17mm/0.8mm pitch
- 256pin BGA: 11mm/0.5mm pitch
- 176pin BGA: 13mm/0.8mm pitch


System	C	PU	Interfaces	
$16 \times DMAC$	Arm Co	$4 \times I^2C$		
Interrupt Controller	528 MHz (1320 DMIPS)		$2 \times SCI$	
PLL/SSCG	1.2 V (Core), 3.3	$5 \times \text{SCIF}(\text{UART})$		
On-chip Debug (JTAG/SWD)	NEON	FPU	3 imes RSPI	
Standby	Mei	2 × CAN-FD		
(Sleep/Software/Deep/Module)			2 × Ethernet MAC	
Timers	SRAM	I: 4 MB	(100M: IEEE1588v2)	
3×32 -bit OSTM	I CACHE: 32 KB	D Cache: 32 KB	1 × IrDA	
1×32 -bit MTU3	L2 Cach	$1 \times SPDIF$		
			$4 \times SSI (I^2S)$	
8 × 16-bit MTU3	Graj	phics	1 × BSC (Ext. Bus I/F)	
8 × 32-bit PWM	$1 \times VDC6$ (LCDC)	1 × CMOS Camera I/F	w/SDRAM (132 MHz)	
1 × WDT	Timing Controller	1 × MIPI Camera I/F	$1 \times HyperFlash/RAM$	
$1 \times \text{RTC}$	Digital Input	$1 \times 2D$ Graphics Engine	(133 MHz DTR, 8-bit)	
Analog	1 × Sprite Engine	Distortion Correction	1 × SPI Multi I/O (DTR) (QSPI/HyperFlash)	
8×12 -bit ADC	$1 \times LVDS$	$1 \times JPEG$ Codec Engine		
	Security	$1 \times \text{NAND}$ (ONFI 1.0, ECC)		
Co-Processor	Secure Boot	Device Unique ID	$2 \times \text{USB} 2.0$ High Speed	
Dynamically	Crunto Engino	· · · · ·	(Host/Peripheral/OTG)	
Reconfigurable Processor	Crypto Engine	Crypto Engine JTAG Disable 2 × SDHI (
(DRP)	TRNG		GPIO	

RZ/A2M SOLUTIONS FOR DRP-ACCELERATED IMAGE PROCESSING

OBJECT DETECTION SOLUTION




OBJECT DETECTION DEMO CONFIGURATION



Display decode result


OBJECT DETECTION EXECUTION



RENESAS


BIG IDEAS FOR EVERY SPACE

OBJECT DETECTION SOLUTION DEMO



RZ/A2M OBJECT DETECTION SOLUTION

Extracts 2D Barcodes from complex label via DRP library that detects and labels contours in input images



BIG IDEAS FOR EVERY SPACE **RENESAS**

2D BARCODE SCANNER SOLUTION



2D BARCODE SCANNING

Design Requirements

High-resolution video input

- Easy to scan at a variety of distances
- Adaptable to different environments

Fast scanning and decoding


- Improved user experience
- Hi-speed production lines

Low power dissipation

- Battery powered handheld devices
- Sealed enclosures for industrial environments
- Ruggedized enclosures for field deployment




DRP ACCELERATED 2D BARCODE PROCESSING FLOW



BIG IDEAS FOR EVERY SPACE **RENESAS**

RZ/A2M 2D BARCODE DECODING SOLUTION DEMO



BIG IDEAS FOR EVERY SPACE RENESAS

SIMPLE ISP SOLUTION


RZ/A2M SIMPLE ISP

The Simple ISP is a DRP library which works with each solution example for increased value

1 Cost Reduction: Using MIPI and Simple ISP, systems can be realized with low-cost CMOS sensors


2 Improved Recognition: Increased robustness by combining the ISP and Cognitive-specific AE control

3 High-speed Processing: The DRP library accelerates image processing




MOTION DETECTION AND DYNAMIC CONTROL SOLUTION

MOVING OBJECT TRACKING INTEGRATED VISION AND MOTION PROCESSING




RZ/A2M DEVELOPMENT BOARD SMALL FORM FACTOR






MOVING OBJECT TRACKING INTEGRATED VISION AND MOTION PROCESSING



Software flow



*4 : Image Preparation:Image Conversion + Shading Correction + Subtraction for Motion Detection + Binarization


Robot arm: OpenMANIPULATOR-X (ROBOTIS Co., Ltd.)

All trademarks and registered trademarks are the property of their respective owners



MOVING OBJECT TRACKING


DRP-ACCELERATED VISION PROCESSING FLOW



BIG IDEAS FOR EVERY SPACE **RENESAS**


MOVING OBJECT TRACKING DEMO

INTEGRATED VISION AND MOTION PROCESSING



DESIGN RESOURCES FOR RZ/A2M WITH DRP

RZ/A2M DEVELOPMENT ENVIRONMENT OVERVIEW



BIG IDEAS FOR EVERY SPACE **RENESAS**

RENESAS TOOLS

Work with <u>Smart Utilities</u> and <u>QE</u> to **improve customer development efficiency** and **shorten development period**


Smart Configurator

e workspace - test/test.scfg - e ^t st	do		- 0 X
Elle Edit Navigate Search Pro	ect Renesas Views Bun Window Help		
🐔 🎋 🔳 🕸 Debug	🗸 💽 test HardwareDebug 🗸 🌣 📋 📾 🚳	🕒 = 🍕 = 📄 🚅 New Connection	- v 14 14
🗉 0 % 🕩 💷 😪 🖏 🛙	¶ ∦ @ ‡•Q• ∦• ∳ -8 -℃⇔+⇒+		Quick Access 🔡 📑 🔂 🙀
Project Explorer 🕄 😐 🖪	🖶 test.scfg 💠	🗢 🗖 📑 MCU Package 💥	° D
🗎 🖏 🗢	Overview information		* B B >>
> gill includes	General Information		
> im smc_gen	This editor allows you to modify the settings stored in configuration file (acts		
> binker_script.id > binker_script.id > binker_script.id = inker_script.id	Board Allow board and device selection		
	Oocks Allow clock configuration	0000 6	
	Components Allow software component selection and configuration		
	Pins Allow general pin configuration and pin configuration for selected software of	mponent	
	Interrupt Allow general interrupt configuration and interrupt configuration for selected		
	Overview Board Clocks Components Pins Interrupts MMU		
	¢	> > Legend	
Console 33	🐘 📓 🕼 📑 🗐 + 🗂 + 🗖 🚺 🌆 Configuration P	oblems 23	3 T P D
nart Configurator Output	0 items		
5000001: Pin A21 is assig 5000001: Pin 812 is assig 5000001: Pin A818 is assig	ed to MD_CLK ned to EXTAL	∩ Type	
	>		
			8

e² studio

View memory maps, and configure clock pins and various driver settings through a simple GUI!


<u>QE</u>



<u>QE for Camera</u> and <u>QE for Display</u> are in planning for the RZ/A2.

Easily-to-use GUI for configuring camera and display timing, adjusting image quality and more!

Smart Manual



Using the viewer, you can inspect the manual and look up keywords and register names.

Just by hovering over register and function names with the mouse cursor, the editor displays a popup with an explanation of the specification!

Smart Browser

	10.00	1000	10 E+2+				11120	(E++ 1) Del	-	
it Point Egice		a courses	11		- 0	2 Outries 12 (8 Adda Targ		* 0		
· C Racheller (Mar · L) Bacterier · L) Bacterier · L) Bacterier · L) Bacterier · L) Bacterier		24 22 23 23 24 24 24 24 24 24 24 24 24 24 24 24 24	• Fragme direction • /* Mark and an /* Industriant • Technical Factoriant * Sectoriant * Secto	in for grages, be not -	add, connect processed para ()	D U Cup_merodianik U Cup_merik U Cup_merik U Cup_merik U Cup_merikanik	= 15 R ×		- 11 C 2 H	
1 B kod		4 Grant Brow	ner II				4.8.2		2	
Di Herbrer		Device: 10736-	es.(Kraver)		Last updated: 2006/03/18 at	110140-017			12	
il naiete		use's Haraut	Hardeure Technical	update Application hotes					-	
D Radier +	reniversibility)	a 1/1 matches							-	
			Carrily Embedded TCP		Long A. RISH Drug A. RISHNESS	and the set of	to mate			
		uoen e	(Family Embedded TCB (Pamily Lample code 1 e Technical Upde	Quick a	ccess to docur codes with Sma		00 analis 07 mainte	t der		
	User's Mar 171 motch	well hardware	Parity Sample code 2	Quick a	ccess to docur	irt Browser	er suid	bir ite		
	171 metch	uroes to well Hardware Tabe	e Technical Upde	Quick a sample c	ccess to docur codes with Sma	Document No.	Res.	Insue		Sample Code
	171 metch	kusi: Hardware nosi: Hardware nosi: Trate R063N Group	Paray Large ode 1 Technical Upde	Quick a sample c	codes with Sma	Document No. R01AV3959E30303	Rev. Rev. 1.01	Laster 2015/	10/26	
	171 metch	Kel Hardware Tide RX63N Group RX Family Er	n Perfection of the second sec	Quick a sample c	access to docum codes with Sma Datween RXE2N Group and . API Nodule Fernivers Inte.	Document No. R01AN3959610303 R20AN226620130	Res. Res. Res.1.01 Res.1.30	Easter 2015/ 2015/	10/26 12/01	svailabie
	171 metch	urone to mail: Hardware Title RXISIN Group RX Family St RX Family St	Anny tange old Technical Upda B, RK64M Group P mbedded TC9/IP I ample code that u	Quick a sample c	access to docum codes with Sma Retween RXE3N Group and . API Nodule Fernivaria Intel edded system M35-T1-Tely.	Document No. R01AN3958610303 R20AN0296610130 R20AN031260102	Res. Res. Res.1.01 Res.1.30 Res.1.02	Essue 2015/ 2015/ 2015/	10/26 12/01 08/07	- available available
	171 metch	uses Hardware Rolf-Trille Rolf-Th Group RX Family &r RX Family St Flash Nodule	n Technical Upde R K64M Group P modoaci TCP/IP I ample code that u Using Firmware	Quick a sample c	access to docum codes with Sma API Module Firmware line. coded system M35-TI-Tiny. 009	Occurrent No. R01AN3959610183 R20AN0296610130 R20AN0312EJ0102 R01AN2384E00151	Rev. Rev. 1.01 Rev.1.30 Rev.1.02 Rev.1.51	12015/ 2015/ 2015/ 2015/ 2015/	10/26 12/01 08/07	svailabie
	171 metch NEW! URRED URRED URRED	usel: Hardware Rolf 3N Group RX Family Sr Fitch Module RX Family Sr	e Technical Upde a, RK64M Group B mbeddaci TC9/JP I smple code that u Using Firmware I xerd Support Pede	Quick a sample c	Articless to docum codes with Small advance RXEDIN Group and API Module Fernivare Inte added system MIS-TH-Timy. 997	Occurrent No. R01AN3958E10153 R20AN0256E10130 R20AN0312E10102 R01AN2364E01331 R01AN256E10330	Res. Res. 1.01 Res.1.00 Res.1.02 Res.1.51 R 0	Easter 2015/ 2015/ 2015/ 2015/ pen	10/26 12/01 06/07	- svailabie svailabie availabie
**	171 metch Network UPDRD UPDRD UPDRD	Internet for Internet for Title Roti IN Group RX Family Sr Floch Module RX Family Sr Roti-Module RX Family Sr Roti-Module	c Partiny tanger calls of Technical Update as RX56M Group R modelated TCR/2P I ample code that u Using Firmware Setof Support Pack IM Group RX Drive	Quick a sample c sample c samp	access to docum codes with Sma Adverse RXEDIN Group and , API Module remwares Inte edode system MISTATION, 999 Firmware Integration Teche.	Document No. R014X1959610103 R204A025620130 R204A025620130 R014A025620030 R014A025620030 R014A025620130 R014A025620130	Res. Res. 1.01 Res.1.01 Res.1.02 Res.1.02 Res.1.02 Res.1.02 Res.1.02 Res.1.02 Res.1.02 Res.1.02 Res.1.02 Res.1.03	Easter 2015/ 2015/ 2015/ 2015/ 2015/ pen ample Cod	10/26 12/01 06/07 11/11 e (down	svallable available available
	171 metch NEWI UPDED UPDED UPDED UPDED UPDED	Internet for Internet for Roti Tradie Roti Tradie Roti Tradie Roti Tradie Roti Family Br Roti Module Roti Family Br Roti Module Roti Family Tr	Perfey larger and a Technical Upda Rx564M Group B modadae: TCP/JP Is molecade: TC	Quick a sample c sample c samp	Access to docum codes with Sma artwee Rx61N Greep and API Module Fernware Inte docks system MIS-TH-Tray. 000 Firmware Integration Techn. Tray Module Firmware Integr	Document No. R014X1959610103 R204A025620130 R204A025620130 R014A025620030 R014A025620030 R014A025620130 R014A025620130	Res. Res. 1.01 Res.1.00 Res.1.02 Res.1.02 Res.1.02 R Sa R Sa	Easter 2015/ 2015/ 2015/ 2015/ 2015/ pen ample Cod	10/26 12/01 06/07 11/11 e (down	- svailabie svailabie availabie


Enables you to look up the latest hardware manuals, technical updates and application notes for your target device.

It's also possible to import projects in order to view sample code, or projects including sample code!



RZ/A2M SOFTWARE PACKAGE

Free RZ/A2M Software Package



T embedded Graphics Multiplatform Lib

*2 Guiliani Streaming Editor

Renesas provides various driver samples and applications to reduce development time

Target Applications 2D Barcode, Iris Detection ... and more to come !

RENESAS

BIG IDEAS FOR EVERY SPACE

DRP LIBRARIES

CURRENTLY MORE THAN THIRTY FUNCTIONS AVAILABLE AND MORE ON THE WAY

Real Time Camera Image Processing

Color conversion
 Image filtering
 Geometric transformations
 Image enhancement



Image Recognition


Feature detection
 Morphological Transformation
 Other (Reed-Solomon error correction)





RZ/A2M EVALUATION KIT

- Complete RZ/A2M Evaluation Platform
- Evaluate DRP technology
- MIPI Camera Module (MIPI CSI)
- HyperFlash[™] and HyperRAM[™] memory
- RGB conversion board for HDMI display
- Two Ethernet communication channels
- Other peripheral functions: SDHI, USB, etc.
- Segger J-Link Lite debugger




Part number: RTK7921053S00000BE

DRP TECHNOLOGY RESOURCES

Visit RZ/A2M MPU Product Page

- Watch Videos: RZ/A2 MPU Overview; DRP Technology Overview; DRP Solution Demos
- Download Free Development Tools
- Download Free RZA2M Software Package
- Download Free RZA2M Demo Designs and Application Guides
- Buy RZ/A2M Evaluation Kit

https://www.renesas.com/rza2m







Barcode Scanning The DRP coprocessor accelerates 2D barcode detection, extraction, data matrix interpolation, and URL decoding in a live video stream.

Iris Detection The DRP coprocessor accelerates iris detection and extraction for faster, more reliable authentication, enabled by preverified DRP libraries. Image Processing The DRP coprocessor accelerates Canny edge detection by more than 10 times compared to CPU-only processing in the RZ/A2M MPU.



SUMMARY AND NEXT STEPS

- Embedded Vision Evolution demands more computing power
- Limitations of available architectures: scalability, power consumption, flexibility, and efficiency
- DRP technology addresses these challenges:
 - Massively-parallel custom-configured pipelined hardware data path
 - Virtually expandable silicon via time domain multiplexing (dynamic reconfiguration)
- DRP-based solutions accelerate image processing, reduce power, and reduce cost
- Renesas continues investment in DRP technology to enhance additional applications





Empowering Product Creators to Harness Embedded Vision

The Embedded Vision Alliance (www.Embedded-Vision.com) is a partnership of 90+ leading embedded vision technology and services suppliers, and solutions providers

Mission: Inspire and empower product creators to incorporate visual intelligence into their products

The Alliance provides low-cost, high-quality technical educational resources for product developers

Register for updates at www.Embedded-Vision.com

The Alliance enables vision technology providers to grow their businesses through leads, ecosystem partnerships, and insights

For membership, email us: membership@Embedded-Vision.com

Embedded Vision Insights







Join us at the Embedded Vision Summit May 18-21, 2020—Santa Clara, California

The only industry event focused on enabling product creators to create "machines that see"

- "Awesome! I was very inspired!"
- "Fantastic. Learned a lot and met great people."
- "Wonderful speakers and informative exhibits!"

Embedded Vision Summit 2020 highlights:

- Inspiring keynotes by leading innovators
- High-quality, practical technical, business and product talks
- Exciting demos of the latest apps and technologies

Visit <u>www.EmbeddedVisionSummit.com</u> to sign up for updates

Embedded Vision Alliance Confidential



